

J1040 U.S. PTO
10/072261

02/07/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10072261	FILING DATE 02/07/2002	CLASS 206	SUBCLASS 2	GAU 3727	EXAMINER 2027
**APPLICANTS: Devnani Nurwati; Burton William; Christensen Sari;					
**CONTINUING DATA VERIFIED: No <i>BP</i>					
**FOREIGN APPLICATIONS VERIFIED: No <i>BP</i>					
PG-PUB <input type="checkbox"/>		DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		ATTORNEY DOCKET NO 10010971-1	
Verified and Acknowledged Examiners's initials <i>BP</i>					
TITLE : High-performance laminate for integrated circuit interconnection					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G. <i>2</i>
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)